Kunle Olukotun
Cadence Design Systems Professor, Professor of Electrical Engineering and of Computer Science
Designs reconfigurable dataflow architectures and domain-specific languages for machine learning acceleration.
Kunle Olukotun's lab at Stanford works on accelerators, chips & architecture. 18 papers since 2023, 15 at top venues, mostly ASPLOS and ICML. 1 alumnus. Applications close .
At a glance
- papers, 2023–2026
- 5/ year
- at T1 venues
- 83%
- PhD students
- 0
- MS students
- 0
- alumni listed
- 1
Papers by yearfrom DBLP, 2023–2026
- 3 papers2026 · T1 3 · collecting
- 5 papers2025 · T1 3
- 5 papers2024 · T1 4
- 5 papers2023 · T1 5
T1 venuesOtherVenues: ASPLOS, ICML, MICRO, HPCA, ICLR
Research focuspaper titles that use each topic's words
- reconfigurable3 papers
- Accelerators, chips & architecture1 paper
- domain-specific languages0 papers
- learning acceleration0 papers
- domain-specific0 papers
Paper list
From DBLP.
20263 papers
- ICLR (T1)Agentic Context Engineering: Evolving Contexts for Self-Improving Language Models (opens in a new tab)
- ASPLOS (T1)FuseFlow: A Fusion-Centric Compilation Framework for Sparse Deep Learning on Streaming Dataflow (opens in a new tab)
- ASPLOS (T1)Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelism (opens in a new tab)
20255 papers
- ICML (T1)Adaptive Self-improvement LLM Agentic System for ML Library Development (opens in a new tab)
- NeurIPS (T1)Agentic Plan Caching: Test-Time Memory for Fast and Cost-Efficient LLM Agents (opens in a new tab)
- ICML (T1)LowRA: Accurate and Efficient LoRA Fine-Tuning of LLMs under 2 Bits (opens in a new tab)
- ICCDSSM-RDU: A Reconfigurable Dataflow Unit for Long-Sequence State-Space Models (opens in a new tab)
- CGOStardust: Compiling Sparse Tensor Algebra to a Reconfigurable Dataflow Architecture (opens in a new tab)
20245 papers
- PACMI@SOSPCaravan: Practical Online Learning of In-Network ML Models with Labeling Agents (opens in a new tab)
- MICRO (T1)Composition of Experts on the SN40L Reconfigurable Dataflow Unit (opens in a new tab)
- HPCA (T1)Revet: A Language and Compiler for Dataflow Threads (opens in a new tab)
- MICRO (T1)SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts (opens in a new tab)
- ISCA (T1)The Dataflow Abstract Machine Simulator Framework (opens in a new tab)
20235 papers
- ASPLOS (T1)BaCO: A Fast and Portable Bayesian Compiler Optimization Framework (opens in a new tab)
- ASPLOS (T1)Homunculus: Auto-Generating Efficient Data-Plane ML Pipelines for Datacenter Networks (opens in a new tab)
- PACMPL (T1)Mosaic: An Interoperable Compiler for Tensor Algebra (opens in a new tab)
- ASPLOS (T1)Sigma: Compiling Einstein Summations to Locality-Aware Dataflow (opens in a new tab)
- ASPLOS (T1)The Sparse Abstract Machine (opens in a new tab)
Where alumni went1 listed
Apply to StanfordFall 2027
Stanford Computer Science PhD
- Round
- Single round
- Opens
- GRE
- See program page
- English
- TOEFL/IELTS
- Fee
- See program page
Confirmed on the program page.
Similar labsnearest by research summary
- CNSJTU
Fangxin Liu
- Accelerators, chips & architecture
- GBImperial
Christos Bouganis
- Accelerators, chips & architecture
- CNTsinghua
Xing Lin
- Accelerators, chips & architecture
- GBUCL
Adnan Mehonic
- Accelerators, chips & architecture
- CNPeking
Bonan Yan
- Accelerators, chips & architecture
- USUMD
Bahar Asgari
- Accelerators, chips & architecture
Your notes
Save this lab to keep notes.
Data
Checked against the lab homepage.
- Collected
- Verified
- Papers
- DBLP
- Members
- Lab homepage
- Alumni
- Lab homepage
Tiers are venue classifications, not lab rankings.
Stanfordcloses