CNShanghai Jiao Tong UniversitySchool of Integrated Circuits (Information and Electronic Engineering)
Yaoyao Ye
副教授
Works on IC design automation, heterogeneous multicore and network-on-chip architectures and AI chip architecture.
Yaoyao Ye's lab at SJTU works on accelerators, chips & architecture. 5 papers since 2023. Applications close .
At a glance
- papers, 2023–2026
- 1/ year
- at T1 venues
- 0%
- PhD students
- —
- MS students
- —
- alumni listed
- —
Papers by yearfrom the lab homepage, 2023–2026
- 0 papers2026 · T1 0 · collecting
- 0 papers2025 · T1 0
- 4 papers2024 · T1 0
- 1 papers2023 · T1 0
T1 venuesOther
Research focuspaper titles that use each topic's words
- Accelerators, chips & architecture3 papers
- chip architecture0 papers
- design automation0 papers
- heterogeneous0 papers
- chip0 papers
Paper list
From the lab homepage.
20244 papers
- Asia and South Pacific Design Automation Conference (ASP-DAC), Incheon, Korea, Republic ofAn Efficient Branch-and-Bound Routing Algorithm for Optical NoCs
- in IEEE Transactions on Computer-Aided Design of Integrated Circuits and SystemsHPPI: A High-Performance Photonic Interconnect Design for Chiplet-Based DNN Accelerators
- in IEEE Transactions on Computer-Aided Design of Integrated Circuits and SystemsINDM: Chiplet-Based Interconnect Network and Dataflow Mapping for DNN Accelerators
- accepted by the IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, May 19-22, .MEIN: A Multicast-Efficient Interconnect Network for Multi-Chiplet DNN Accelerators
20231 paper
- in Proceedings of the IEEE/ACM International Workshop on Network on Chip Architectures (NoCArc), Oct. 28, .ASDR: An Application-Specific Deadlock-Free Routing for Chiplet-Based Systems
Where alumni went
Alumni are not listed on the lab homepage.
Apply to SJTUFall 2027
Computer Science PhD (international applicants)
- Round
- Self-funded
- Opens
- —
- GRE
- See program page
- English
- See program page
- Fee
- See program page
Not yet confirmed for this intake.
Similar labsnearest by research summary
- CHETH Zurich
Laura Bégon-Lours
- Accelerators, chips & architecture
- CNSJTU
Yitong Chen
- Accelerators, chips & architecture
- USUW
Scott Hauck
- Accelerators, chips & architecture
- CNSJTU
Yuan Cheng
- Accelerators, chips & architecture
- USUSC
J. Joshua Yang
- Accelerators, chips & architecture
- CNSJTU
Zhuoran Song
- Accelerators, chips & architecture
Your notes
Save this lab to keep notes.
Data
Some numbers could not be verified:
- The member list could not be found on the lab site.
- The alumni list could not be found on the lab site.
- Collected
- Verified
- Papers
- The lab homepage
- Members
- Not collected
- Alumni
- Not collected
Tiers are venue classifications, not lab rankings.
SJTUcloses