CNShanghai Jiao Tong UniversitySchool of Integrated Circuits (Information and Electronic Engineering)
Yitong Chen
助理教授
Works on high-speed, low-power optoelectronic intelligent computing chips, including all-optical generative semantic chips.
Yitong Chen's lab at SJTU works on accelerators, chips & architecture. 6 papers since 2023, 2 at top venues, mostly Nature and Science. 2 master's students. Applications close .
At a glance
- papers, 2023–2026
- 2/ year
- at T1 venues
- 33%
- PhD students
- 0
- MS students
- 2
- alumni listed
- —
Papers by yearfrom the lab homepage, 2023–2026
- 1 papers2026 · T1 0 · collecting
- 3 papers2025 · T1 1
- 0 papers2024 · T1 0
- 2 papers2023 · T1 1
T1 venuesOtherVenues: Nature, Science
Research focuspaper titles that use each topic's words
- Accelerators, chips & architecture1 paper
- chips1 paper
- high-speed1 paper
- optoelectronic0 papers
- low-power0 papers
Paper list
From the lab homepage.
20261 paper
- Journal of SemiconductorsPhotonic computing chips under the speed-complexity trade-off
20253 papers
- Science (T1)★ All optical synthesis chip for large scale intelligent semantic vision generation
- PatternsNeural mechanisms of visual quality perception and adaptability in the visual pathway
- Science China Information SciencesSituation-adaptive Neural Network for Fast Pre-computing Image Enhancement
20232 papers
- Nature (T1)★ All-analog photoelectronic chip for high-speed vision tasks
- Science AdvancesPhotonic unsupervised learning variational autoencoder for high-throughput and low-latency image transmission
Where alumni went
Alumni are not listed on the lab homepage.
Apply to SJTUFall 2027
Computer Science PhD (international applicants)
- Round
- Self-funded
- Opens
- —
- GRE
- See program page
- English
- See program page
- Fee
- See program page
Not yet confirmed for this intake.
Similar labsnearest by research summary
- USGeorgia Tech
Tushar Krishna
- Accelerators, chips & architecture
- CNSJTU
Yaoyao Ye
- Accelerators, chips & architecture
- CNSJTU
Qin Wang
- Accelerators, chips & architecture
- USUSC
J. Joshua Yang
- Accelerators, chips & architecture
- CNSJTU
Yuan Cheng
- Accelerators, chips & architecture
- CAToronto
Nandita Vijaykumar
- Accelerators, chips & architecture
Your notes
Save this lab to keep notes.
Data
Some numbers could not be verified:
- The alumni list could not be found on the lab site.
- Collected
- Verified
- Papers
- The lab homepage
- Members
- Lab homepage
- Alumni
- Not collected
Tiers are venue classifications, not lab rankings.
SJTUcloses