CNShanghai Jiao Tong UniversitySchool of Integrated Circuits (Information and Electronic Engineering)
Qin Wang
研究员
Works on low-power multicore processors, RISC-V SoCs and hardware accelerators for image and speech AI.
Qin Wang's lab at SJTU works on accelerators, chips & architecture. 8 papers since 2023. Applications close .
At a glance
- papers, 2023–2026
- 2/ year
- at T1 venues
- 0%
- PhD students
- —
- MS students
- —
- alumni listed
- —
Papers by yearfrom the lab homepage, 2023–2026
- 1 papers2026 · T1 0 · collecting
- 5 papers2025 · T1 0
- 1 papers2024 · T1 0
- 1 papers2023 · T1 0
T1 venuesOther
Research focuspaper titles that use each topic's words
- Accelerators, chips & architecture2 papers
- risc-v1 paper
- low-power0 papers
- processors0 papers
- hardware accelerators0 papers
Paper list
From the lab homepage.
20261 paper
- TCADDIONet3D: Dual-Input Dual-Output Deep Neural Network with 3D-Enhanced PDN Featurefor IR Drop Prediction in 3D ICs[J]
20255 papers
- TVLSIA Hierarchical 3-D Physical Design Method for Ultralarge-Scale Logic-on-Memory CGRA Chip[J]
- TCAS-IIEfficient Extraction and Packing Modules for Posit Multipliers
- TSPIFine-Grained Modeling and Evaluation of 3D Power Distribution Networks in Logic-on-Memory Stacking Architecture[J]
- TCADMACS: A Multi-Domain Collaborative Adaptive Clock Scheme for Large-Scale Reconfigurable Dataflow Accelerators
- —Wanqi Chen, Weidong Yang, Yiming Guo, Jing Qiu, Renpei Wang, Jianfei Jiang, Naifeng Jing and Qin Wang, RVME: An Efficient Matrix Engine Design Based on Matrix Extension of RISC-V , The 43rd IEEE International Conference on Computer Design(ICCD 2025)
20241 paper
- Proceedings of the Great Lakes Symposium on VLSI ACM, : 357-363.（ GLSVLSI最佳论文提名）VDA: A Simple but Efficient Virtual-Channel-Based Deadlock Avoidance Scheme for Scalable Chiplet Networks[C]
20231 paper
- IEEE Electronic Components and Technology Conference Orlando, FL, USAA Method to Improve 3D Interconnections Resource Utilization and Reliability in Hybrid Bonding Process Considering the Effects on Signal Integrity
Where alumni went
Alumni are not listed on the lab homepage.
Apply to SJTUFall 2027
Computer Science PhD (international applicants)
- Round
- Self-funded
- Opens
- —
- GRE
- See program page
- English
- See program page
- Fee
- See program page
Not yet confirmed for this intake.
Similar labsnearest by research summary
- CNSJTU
Yuan Cheng
- Accelerators, chips & architecture
- CNZhejiang
Peng Lin
- Accelerators, chips & architecture
- CNTsinghua
Yongpan Liu
- Accelerators, chips & architecture
- CNSJTU
Yitong Chen
- Accelerators, chips & architecture
- USGeorgia Tech
Tushar Krishna
- Accelerators, chips & architecture
- CNSJTU
Yaoyao Ye
- Accelerators, chips & architecture
Your notes
Save this lab to keep notes.
Data
Some numbers could not be verified:
- The member list could not be found on the lab site.
- The alumni list could not be found on the lab site.
- Collected
- Verified
- Papers
- The lab homepage
- Members
- Not collected
- Alumni
- Not collected
Tiers are venue classifications, not lab rankings.
SJTUcloses