Andreas Moshovos
Professor
Designs processor and memory systems, including hardware accelerators for deep learning.
Andreas Moshovos's lab at Toronto works on accelerators, chips & architecture. 9 papers since 2023, 3 at top venues, mostly ASPLOS and MLSys. 4 PhD students and 5 master's students. 24 alumni, most often to Amazon and NVIDIA. Applications close .
At a glance
- papers, 2023–2026
- 2/ year
- at T1 venues
- 33%
- PhD students
- 4
- MS students
- 5
- alumni listed
- 24
Papers by yearfrom DBLP, 2023–2026
- 1 papers2026 · T1 0 · collecting
- 0 papers2025 · T1 0
- 6 papers2024 · T1 3
- 2 papers2023 · T1 0
T1 venuesOtherVenues: ASPLOS, MLSys
Research focuspaper titles that use each topic's words
- Accelerators, chips & architecture0 papers
- processor0 papers
- hardware accelerators0 papers
- memory0 papers
- accelerators0 papers
Paper list
From DBLP.
20261 paper
20246 papers
- ASPLOS (T1)Atalanta: A Bit is Worth a "Thousand" Tensor Values (opens in a new tab)
- ISCASBitPruning: Learning Bitlengths for Aggressive and Accurate Quantization (opens in a new tab)
- IEEECONFEvery Bit Matters: A Hardware/Software Approach for Enabling More Powerful Machine Learning Models (opens in a new tab)
- IISWCLow-Bitwidth Floating Point Quantization for Efficient High-Quality Diffusion Models (opens in a new tab)
- ASPLOS (T1)Marple: Scalable Spike Sorting for Untethered Brain-Machine Interfacing (opens in a new tab)
- MLSys (T1)Schrodinger's FP Training Neural Networks with Dynamic Floating-Point Containers (opens in a new tab)
Where alumni went24 listed, 67% to industry
Industry 2Academia 1
Most often to
- Amazon
- NVIDIA
Also to
- the University of Victoria
Apply to TorontoFall 2027
Computer Science MSc/PhD
- Round
- Single round (Dec 1)
- Opens
- —
- GRE
- optional
- English
- TOEFL/IELTS if applicable
- Fee
- CAD 135
Confirmed on the program page.
Similar labsnearest by research summary
- CNTsinghua
Youhui Zhang
- Accelerators, chips & architecture
- USUIUC
Nam Sung Kim
- Accelerators, chips & architecture
- CHETH Zurich
Laura Bégon-Lours
- Accelerators, chips & architecture
- CNSJTU
Jianguo Yao
- Accelerators, chips & architecture
- CNSJTU
Zhuoran Song
- Accelerators, chips & architecture
- CNSJTU
Ningyi Xu
- Accelerators, chips & architecture
Your notes
Save this lab to keep notes.
Data
Checked against the lab homepage.
- Collected
- Verified
- Papers
- DBLP
- Members
- Lab homepage
- Alumni
- Lab homepage
Tiers are venue classifications, not lab rankings.
Torontocloses